Internet-based hierarchical floorplan design

Jiann-Horng Lin Jiann-Horng, Jing Yang Jou, Iris Hui Ru Jiang

Research output: Contribution to journalArticlepeer-review


With the proliferation of the transistor count in VLSI design more and more design groups try to figure out an efficient way to combine their designs. The Internet features distributed computing and resource sharing. Consequently a hierarchical design can adequately be solved in the Internet environment. In this paper we demonstrate the facilitation of the Internet environment by solving the area minimization floorplan problem. \Ve propose the RMG algorithm taking advantage of the Internet. Based on the model of transfer latencies the RMG algorithm reduces the computing time by shortening the critical path in the floorplan tree. Our experimental results show that the Internet is suitable for Electronic Design Automation (EDA).

Original languageEnglish
Pages (from-to)2414-2423
Number of pages10
JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Issue number11
StatePublished - 1999


  • Internet
  • Jloorplanning


Dive into the research topics of 'Internet-based hierarchical floorplan design'. Together they form a unique fingerprint.

Cite this