Internet-based hierarchical floorplan design

With the proliferation of the transistor count in VLSI design more and more design groups try to figure out an efficient way to combine their designs. The Internet features distributed computing and resource sharing. Consequently a hierarchical design can adequately be solved in the Internet environment. In this paper we demonstrate the facilitation of the Internet environment by solving the area minimization floorplan problem. \Ve propose the RMG algorithm taking advantage of the Internet. Based on the model of transfer latencies the RMG algorithm reduces the computing time by shortening the critical path in the floorplan tree. Our experimental results show that the Internet is suitable for Electronic Design Automation (EDA).