High voltage power MOSFET with reduced JFET area design

Feng Tso Chien, Tien Chun Li, Ping Hung Lai, Chien Nan Liao, Yao Tsung Tsai

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

2 Scopus citations

Fingerprint

Dive into the research topics of 'High voltage power MOSFET with reduced JFET area design'. Together they form a unique fingerprint.

Engineering & Materials Science