High-Performance Chip Design With Parallel Architecture for Magnetic Field Imaging System

Ming Yi Lin, Sheng Hsien Hsieh, Ching Han Chen, Chun Hung Lin

Research output: Contribution to journalArticlepeer-review

Abstract

To address the limitations of typical coil detection systems and enhance the performance of traditional magnetic field imaging (MFI) systems, we propose a MFI system that uses a 4×4 array of anisotropic magnetoresistance (AMR) sensors. The core controller of the proposed system was designed using a pipelined parallelization algorithm and implemented on a high-speed field-programmable gate array (FPGA) in a fully hardware-based architecture. The designed MFI system can achieve parallel acquisition of magnetic field components from the 16-channel AMR sensor array, parallel data processing, parallel data transmission, and parallel computations in a single cycle of only 4 ms. Compared with typical detection systems, the proposed solution not only exhibits superior performance but can also provide dynamic visual representations of sensed information.

Original languageEnglish
Article number9502313
Pages (from-to)1-13
Number of pages13
JournalIEEE Transactions on Instrumentation and Measurement
Volume73
DOIs
StatePublished - 2024

Keywords

  • Magnetic field imaging (MFI)
  • magnetic field sensor array
  • nondestructive testing (NDT)
  • parallel architecture and algorithm

Fingerprint

Dive into the research topics of 'High-Performance Chip Design With Parallel Architecture for Magnetic Field Imaging System'. Together they form a unique fingerprint.

Cite this