FPGA demonstration for WLAN-OFDM baseband receiver

Chih Feng Wu, Muh Tian Shiue, Tien Wen Sung, Jeng Shyang Pan

Research output: Contribution to journalArticlepeer-review


The FPGA demonstration for WLAN-OFDM baseband receiver is presented in this paper. In this OFDM baseband receiver, the CORDIC computing is employed to realize various arithmetics of baseband signal process and then to reduce the computational complexity of baseband receiver. For a large open office channel with 100 ns RMS delay spread, the measured EVMs of WLAN-OFDM baseband receiver are −13.3, −16.6, −25.4 and −31.0 dB for BPSK, QPSK, 16-QAM and 64-QAM, respectively. Finally, the physical design of WLAN-OFDM baseband receiver with 0.18 µm 1P6M CMOS technology indicates that the core area and power consumption are 1.2 mm2 (1094 µm × 1092 µm) and 33.2 mW, respectively, with supply voltage of 1.8 V and operating clock of 40 MHz.

Original languageEnglish
Pages (from-to)1281-1292
Number of pages12
JournalJournal of Information Hiding and Multimedia Signal Processing
Issue number5
StatePublished - Sep 2018


  • Bit error rate
  • Carrier frequency offset
  • Coordinate rotation digital computer
  • Error vector magnitude
  • Field-Programmable gate array
  • Orthogonal frequency division multiplexing
  • Signal-to-Noise ratio


Dive into the research topics of 'FPGA demonstration for WLAN-OFDM baseband receiver'. Together they form a unique fingerprint.

Cite this