Fault-tolerant algorithms and architectures for real time signal processing

Jing Yang Jou, Jacob A. Abraham

Research output: Contribution to journalConference articlepeer-review

2 Scopus citations


An encoding technique, the weighted checksum code (WCC), is proposed to achieve concurrent error detection in matrix arithmetic and signal processing on highly concurrent VLSI structures. In order not to increase the roundoff errors when the WCC is incorporated into the computation, a simple roundoff error analysis is used to guide the construction of the WCC. A data retry technique is then proposed to locate the faulty processors and identify the correct outputs. Such an approach provides rapid error detection with low hardware overhead while system performance is not significantly degraded for the sake of fault tolerance.

Original languageEnglish
Pages (from-to)359-362
Number of pages4
JournalProceedings of the International Conference on Parallel Processing
StatePublished - 1988


Dive into the research topics of 'Fault-tolerant algorithms and architectures for real time signal processing'. Together they form a unique fingerprint.

Cite this