Effect of gate length on device performances of AlSb/InAs high electron mobility transistors fabricated using BCl 3 dry etching

Chien I. Kuo, Heng Tung Hsu, Ching Yi Hsu, Chia Hui Yu, Han Chieh Ho, Edward Yi Chang, Jen Inn Chyi

Research output: Contribution to journalArticlepeer-review

1 Scopus citations

Abstract

In this paper, we present the development of a mesa isolation process for AlSb/InAs high electron mobility transistors (HEMTs) using inductively coupled plasma (ICP) etching with BCl 3 gas. Devices with different gate lengths (L g: 60, 100, and 200 nm) fabricated by this dry etching technique show good DC and RF performances. With an appropriate L g/gate-channel distance ratio, the 200-nm-gate has very high peak transconductances of 781mS/mm at V DS = 0:1 V and 2000mS/mm at V DS = 0:5 V. Moreover, an extrinsic current gain cutoff frequency of 137 GHz and maximum oscillation frequency of 97 GHz were achieved at a drain bias voltage V DS = 0:3 V, indicating the great potential for such a device operating at high frequency with extremely low DC power consumption.

Original languageEnglish
Article number060202
JournalJapanese Journal of Applied Physics
Volume51
Issue number6 PART 1
DOIs
StatePublished - Jun 2012

Fingerprint

Dive into the research topics of 'Effect of gate length on device performances of AlSb/InAs high electron mobility transistors fabricated using BCl <sub>3</sub> dry etching'. Together they form a unique fingerprint.

Cite this