Easily testable data path allocation using input/output registers

Li Ren Huang, Jing Yang Jou, Sy Yen Kuo, Wen Bin Liao

Research output: Contribution to journalConference articlepeer-review

2 Scopus citations


Most existing behavioural synthesis systems concentrate on area and performance optimization, while ignoring other design qualities such as testability. In this paper, we present three algorithms for register, module, and interconnection allocation of behavioral synthesis respectively to improve testability in data path allocation without assuming any specific test strategy. By using primary input/output registers effectively, the proposed algorithms produce RTL designs with better testability, while incur low or even no hardware overhead. Four benchmarks are synthesized using the proposed approaches and the results are compared with the best results of similar works in the literature. It shows that our approaches give both higher fault coverage and lower hardware overhead.

Original languageEnglish
Pages (from-to)142-147
Number of pages6
JournalProceedings of the Asian Test Symposium
StatePublished - 1996
EventProceedings of the 1996 5th Asian Test Symposium, ATS'96 - Hsinchu, Taiwan
Duration: 20 Nov 199622 Nov 1996


Dive into the research topics of 'Easily testable data path allocation using input/output registers'. Together they form a unique fingerprint.

Cite this