Design of reconfigurable array multipliers and multiplier-accumulators

Chin Long Wey, Jin Fu Li

Research output: Contribution to conferencePaperpeer-review

16 Scopus citations

Abstract

A reconfigurable structure allows us to provide a large number of resources that can be used in different ways by different applications. This paper presents the design methodology of reconfigurable array multipliers. A 64-bit reconfigurable multiplier can execute one 64-bit, two 32-bit, four 16-bit, and eight 8-bit multiplications depending upon three control signals. The hardware overhead includes 192 two-input AND gates and 3 control signals. Comparing with the original 64-bit array multiplier which requires 4032 Full Adders and 4096 two-input AND gates, the hardware overhead is very small. With additional metal lines for interconnections, the hardware overhead will not increase the chip area. In other words, the high reconfigurability of the developed circuit is achieved with negligible hardware overhead and virtually no performance overhead. The reconfigurable structure continues to use the conventional array multiplier with minor changes. This study also presents the design methodology of reconfigurable multiplier-accumulators (AxB+C)for signal processing applications.

Original languageEnglish
Pages37-40
Number of pages4
StatePublished - 2004
Event2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology - Tainan, Taiwan
Duration: 6 Dec 20049 Dec 2004

Conference

Conference2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology
Country/TerritoryTaiwan
CityTainan
Period6/12/049/12/04

Fingerprint

Dive into the research topics of 'Design of reconfigurable array multipliers and multiplier-accumulators'. Together they form a unique fingerprint.

Cite this