Design of Low Voltage Vertical Channel Face-tunneling TFET Using Ge/SiGe Materials and Its SRAM Circuit Performance

Akancha Gupta, C. K. Chiang, W. Y. Yang, E. R. Hsieh, Steve S. Chung

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

5 Scopus citations

Fingerprint

Dive into the research topics of 'Design of Low Voltage Vertical Channel Face-tunneling TFET Using Ge/SiGe Materials and Its SRAM Circuit Performance'. Together they form a unique fingerprint.

Engineering & Materials Science

Chemical Compounds