Skip to main navigation
Skip to search
Skip to main content
Sort by
Keyphrases
Altera
33%
Auditory Gain
33%
Background Noise
33%
Chip Architecture
33%
Clock Frequency
66%
Data Dependency
33%
Deflation
100%
Development Board
33%
Enhancement Model
33%
Filter Bank
33%
Gain Adaptation
33%
In-car
100%
Noisy Environment
100%
Programmable System-on-Chip (PSoC)
33%
Projection Approximation Subspace Tracking
100%
Psychoacoustic Model
33%
Real-time Processing
33%
Real-time Requirements
33%
Signal Subspace
33%
Signal Subspace Approach
33%
Speech Enhancement
100%
Subspace Methods
100%
Very Large Scale Integration Design
33%
Computer Science
Approximation (Algorithm)
100%
Background Noise
33%
Chip Architecture
33%
Development Board
33%
Economic Recession
100%
Noisy Environment
100%
Psychoacoustic Model
33%
Signal Subspace
66%
Speech Enhancement
100%
Time Processing
33%
Time Requirement
33%
Very Large Scale Integration
33%
Engineering
Chip Architecture
33%
Clock Rate
66%
Development Board
33%
Filterbank
33%
Noisy Environment
100%
Speech Enhancement
100%
VLSI Circuits
33%