Design and implementation of a FFT/IFFT soft IP generator for OFDM system

Tsung Han Tsai, Chen Chi Peng

Research output: Contribution to journalConference articlepeer-review

2 Scopus citations


In this paper, we design an automatic generation environment for hardware accelerator of Fast Fourier Transform (FFT) and inverse Fast Fourier Transform (IFFT) with various parameters. The target application is the FFT/IFFT core from 8 to 8192 points for OFDM systems. With different input parameters and constrains, our FFT/IFFT Soft IP generator can automatically generate a complete design results including the synthesizable Verilog HDL code, test bench, and synthesis scripts files. We also produce the on-chip-bus interface circuit compliant with the AMBA protocol and associated device driver so that the generated IP is ready for system-on-chip (SOC) integration. Therefore, not only reducing the time-to-market development cost, the proposed design can provide a reuse and programmable IP core which is suitable for the SoC applications.

Original languageEnglish
Article number9.4-9
Pages (from-to)385-386
Number of pages2
JournalDigest of Technical Papers - IEEE International Conference on Consumer Electronics
StatePublished - 2005
Event2005 Digest of Technical Papers - International Conference on Consumer Electronics, ICCE 2005 - Las Vegas, NV, United States
Duration: 8 Jan 200512 Jan 2005


Dive into the research topics of 'Design and implementation of a FFT/IFFT soft IP generator for OFDM system'. Together they form a unique fingerprint.

Cite this