In this paper, we present design and analysis of a W-band divide-by-three injection-locked frequency divider (ILFD) in 90 nm CMOS process. Based on the proposed topology, the locking range can be enhanced without additional dc power consumption due to the boost of the second harmonic in the ILFD, and the small input capacitance is more feasible for W-Band PLL integration. The locking range of the ILFD is investigated to obtain a theoretical model. From the analysis, the locking range is proportional to the device size of the injectors and the amplitude of the injection signal. In addition, the locking range can be enhanced with a proper gate dc bias of the injectors. The measured locking range of the proposed ILFD is from 91.4 to 93.5 GHz without varactor tuning, and the output power is higher than-15 dBm. The core dc power consumption is 1.5 mW with a supply voltage of 0.7 V.
|Number of pages||9|
|Journal||IEEE Transactions on Microwave Theory and Techniques|
|Issue number||6 PART 1|
|State||Published - 2012|
- injection-locked frequency divider (ILFD)
- phase-locked loop (PLL)