Crosstalk-avoidance coding for low-power on-chip bus

Kuang Chin Cheng, Jing Yang Jou

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

3 Scopus citations

Abstract

In this paper, a crosstalk-avoidance (CA) bus coding approach is developed to produce area-efficient, low-power codes for global data busses. Proposed codes are codes without memory using shielding boundary strategy. Related code generation algorithm is also developed. The probabilistic distribution of input data could be included to reduce the power consumption. The performance improvement of CA codes is nearly 2× for heavily coupled busses based on theoretical analysis. As compared to uncoded datawords, proposed codes show 16.1% to 21.5% power-reduction on bus for an equiprobable 32-bit bus design.

Original languageEnglish
Title of host publicationProceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2008
Pages1051-1054
Number of pages4
DOIs
StatePublished - 2008
Event15th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2008 - St. Julian's, Malta
Duration: 31 Aug 20083 Sep 2008

Publication series

NameProceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2008

Conference

Conference15th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2008
Country/TerritoryMalta
CitySt. Julian's
Period31/08/083/09/08

Fingerprint

Dive into the research topics of 'Crosstalk-avoidance coding for low-power on-chip bus'. Together they form a unique fingerprint.

Cite this