Cost efficient FEQ implementation for IEEE 802.16a OFDM transceiver

Chih Hsien Lin; Yi Hsien Lin; Chih Feng Wu; Muh Tian Shiue; Chorng Kuang Wang

doi:10.1109/VDAT.2009.5158118

Cost efficient FEQ implementation for IEEE 802.16a OFDM transceiver

Chih Hsien Lin, Yi Hsien Lin, Chih Feng Wu, Muh Tian Shiue, Chorng Kuang Wang

Department of Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

1 Scopus citations

Abstract

Based on SR transformation, a cost efficient FEQ is proposed for OFDM transceiver of IEEE 802.16a WMAN without SNR loss over the multipath fading channel. The cost efficient FEQ is composed of three parts: channel estimation, filtering and updating processes. Significantly, the computing complexity of multiplication for the cost efficient approach can totally yield 19% reduction compared with the conventional approach. In view of the memory arrangement in VLSI design, the area and power can be decreased by 70% and 50% respectively for the channel estimation. In the updating, 18% reduction is obtained for both area and power. According to the uncoded SER simulation, the proposed approach is identical with the conventional approach. Finally, the cost efficient FEQ is demonstrated by FPGA board.

Original language	English
Title of host publication	2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09
Pages	154-157
Number of pages	4
DOIs	https://doi.org/10.1109/VDAT.2009.5158118
State	Published - 2009
Event	2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09 - Hsinchu, Taiwan Duration: 28 Apr 2009 → 30 Apr 2009

Publication series

Name	2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09

Conference

Conference	2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09
Country/Territory	Taiwan
City	Hsinchu
Period	28/04/09 → 30/04/09

Access to Document

10.1109/VDAT.2009.5158118

Cite this

Lin, C. H., Lin, Y. H., Wu, C. F., Shiue, M. T., & Wang, C. K. (2009). Cost efficient FEQ implementation for IEEE 802.16a OFDM transceiver. In 2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09 (pp. 154-157). Article 5158118 (2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09). https://doi.org/10.1109/VDAT.2009.5158118

@inproceedings{392a68c14a714aeaa6a682986f7b1854,

title = "Cost efficient FEQ implementation for IEEE 802.16a OFDM transceiver",

abstract = "Based on SR transformation, a cost efficient FEQ is proposed for OFDM transceiver of IEEE 802.16a WMAN without SNR loss over the multipath fading channel. The cost efficient FEQ is composed of three parts: channel estimation, filtering and updating processes. Significantly, the computing complexity of multiplication for the cost efficient approach can totally yield 19% reduction compared with the conventional approach. In view of the memory arrangement in VLSI design, the area and power can be decreased by 70% and 50% respectively for the channel estimation. In the updating, 18% reduction is obtained for both area and power. According to the uncoded SER simulation, the proposed approach is identical with the conventional approach. Finally, the cost efficient FEQ is demonstrated by FPGA board.",

author = "Lin, {Chih Hsien} and Lin, {Yi Hsien} and Wu, {Chih Feng} and Shiue, {Muh Tian} and Wang, {Chorng Kuang}",

year = "2009",

doi = "10.1109/VDAT.2009.5158118",

language = "???core.languages.en_GB???",

isbn = "9781424427826",

series = "2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09",

pages = "154--157",

booktitle = "2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09",

note = "2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09 ; Conference date: 28-04-2009 Through 30-04-2009",

}

Lin, CH, Lin, YH, Wu, CF, Shiue, MT & Wang, CK 2009, Cost efficient FEQ implementation for IEEE 802.16a OFDM transceiver. in 2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09., 5158118, 2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09, pp. 154-157, 2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09, Hsinchu, Taiwan, 28/04/09. https://doi.org/10.1109/VDAT.2009.5158118

Cost efficient FEQ implementation for IEEE 802.16a OFDM transceiver. / Lin, Chih Hsien; Lin, Yi Hsien; Wu, Chih Feng et al.
2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09. 2009. p. 154-157 5158118 (2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - Cost efficient FEQ implementation for IEEE 802.16a OFDM transceiver

AU - Lin, Chih Hsien

AU - Lin, Yi Hsien

AU - Wu, Chih Feng

AU - Shiue, Muh Tian

AU - Wang, Chorng Kuang

PY - 2009

Y1 - 2009

N2 - Based on SR transformation, a cost efficient FEQ is proposed for OFDM transceiver of IEEE 802.16a WMAN without SNR loss over the multipath fading channel. The cost efficient FEQ is composed of three parts: channel estimation, filtering and updating processes. Significantly, the computing complexity of multiplication for the cost efficient approach can totally yield 19% reduction compared with the conventional approach. In view of the memory arrangement in VLSI design, the area and power can be decreased by 70% and 50% respectively for the channel estimation. In the updating, 18% reduction is obtained for both area and power. According to the uncoded SER simulation, the proposed approach is identical with the conventional approach. Finally, the cost efficient FEQ is demonstrated by FPGA board.

AB - Based on SR transformation, a cost efficient FEQ is proposed for OFDM transceiver of IEEE 802.16a WMAN without SNR loss over the multipath fading channel. The cost efficient FEQ is composed of three parts: channel estimation, filtering and updating processes. Significantly, the computing complexity of multiplication for the cost efficient approach can totally yield 19% reduction compared with the conventional approach. In view of the memory arrangement in VLSI design, the area and power can be decreased by 70% and 50% respectively for the channel estimation. In the updating, 18% reduction is obtained for both area and power. According to the uncoded SER simulation, the proposed approach is identical with the conventional approach. Finally, the cost efficient FEQ is demonstrated by FPGA board.

UR - http://www.scopus.com/inward/record.url?scp=77950681410&partnerID=8YFLogxK

U2 - 10.1109/VDAT.2009.5158118

DO - 10.1109/VDAT.2009.5158118

M3 - 會議論文篇章

AN - SCOPUS:77950681410

SN - 9781424427826

T3 - 2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09

SP - 154

EP - 157

BT - 2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09

T2 - 2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09

Y2 - 28 April 2009 through 30 April 2009

ER -

Cost efficient FEQ implementation for IEEE 802.16a OFDM transceiver

Abstract

Publication series

Conference

Access to Document

Fingerprint

Cite this