Cost-effective design for MPEG2 audio decoder with embedded RISC core

Tsung Han Tsai, Liang Gee Chen, Ren Jr Wu

Research output: Contribution to journalConference articlepeer-review

2 Scopus citations


MPEG2 audio decoding algorithms are involved of several complex-coding techniques and therefore difficult to do efficient dedicated architecture design. In this paper, we present an effective architecture for the MPEG2 audio decoder. The MPEG2 audio algorithms can be roughly divided into two types of operations. The first type is regular but computation-intensive such as filtering, matrixing, degrouping, and transformation operations. The second type is not regular but computation-intensive such as parsing bitstream, setting operation mode and controlling of all system operations. Based on standard cell design technique, the chip size is 6.4×6.4 mm2, and the tested chip can run at maximum 43.5 MHz clock rate.

Original languageEnglish
Pages (from-to)361-369
Number of pages9
JournalIEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation
StatePublished - 1999
Event1999 IEEE Workshop on SiGNAL Processing Systems (SiPS 99): 'Design and Implementation' - Taipei, Taiwan
Duration: 20 Oct 199922 Oct 1999


Dive into the research topics of 'Cost-effective design for MPEG2 audio decoder with embedded RISC core'. Together they form a unique fingerprint.

Cite this