Analysis of application of the IDDQ technique to the deep sub-micron VLSI testing

Chih Wen Lu, Chung Len Lee, Chauchin Su, Jwu E. Chen

Research output: Contribution to journalArticlepeer-review

1 Scopus citations


In this work, IDDQ current for the deep sub-micron VLSI in year 2011 is estimated with a statistical approach according to the International Technology Roadmap for Semiconductors 1999 Edition considering process variations and different input vectors. The estimated results show that the standard deviation of the IDDQ current is proportional to the square root of the circuit size and the IDDQ currents of the defect-free and the defective devices, which are of the size up to 1 × 107 gates, are still differentiable under the condition of random process deviations and input vectors. Two new IDDQ testing schemes, which detect the defective current based on the two separate IDDQ distributions, are proposed. From the study, it is concluded that IDDQ testing is still applicable for the deep sub-micron VLSI for the next ten years.

Original languageEnglish
Article number389110
Pages (from-to)89-97
Number of pages9
JournalJournal of Electronic Testing: Theory and Applications (JETTA)
Issue number1
StatePublished - 2002


  • Deep sub-micron
  • IDDQ testing
  • VLSI


Dive into the research topics of 'Analysis of application of the IDDQ technique to the deep sub-micron VLSI testing'. Together they form a unique fingerprint.

Cite this