An efficient lossless embedded compression engine using compacted-FELICS algorithm

Yu Yu Lee, Yu Hsuan Lee, Tsung Han Tsai

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

12 Scopus citations

Abstract

The memory bandwidth and capacity have become a critical design issue in display media chip for high-end display applications. In this paper, the lossless embedded compression engine using compacted-FELICS algorithm, which primarily consists of adjusted binary code and Golomb-Rice code, is proposed to handle this scenario. The encoding capability of its VLSI architecture can achieve Full-HD 1080p@60Hz. The prototype chip is implemented by TSMC 0.18-um with Artisan cell library, and its core size is 0.98mm × 0.97mm.

Original languageEnglish
Title of host publication2008 IEEE International SOC Conference, SOCC
Pages233-236
Number of pages4
DOIs
StatePublished - 2008
Event2008 IEEE International SOC Conference, SOCC - Newport Beach, CA, United States
Duration: 17 Sep 200820 Sep 2008

Publication series

Name2008 IEEE International SOC Conference, SOCC

Conference

Conference2008 IEEE International SOC Conference, SOCC
Country/TerritoryUnited States
CityNewport Beach, CA
Period17/09/0820/09/08

Fingerprint

Dive into the research topics of 'An efficient lossless embedded compression engine using compacted-FELICS algorithm'. Together they form a unique fingerprint.

Cite this