An 100-to-110 GHz Low-dc-power Sub-harmonically Injection-Locked Quadrature Oscillator using Stacked Boosting Technique in 90-nm CMOS Process

Wei Cheng Chen, Han Nong Yeh, Hong Yeh Chang

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

2 Scopus citations

Abstract

A W-band sub-harmonically injection-locked quadrature oscillator is proposed using 90-nm CMOS process in this paper. Based on a stacked boosting technique, the negative resistance of the oscillation core can be highly enhanced. The fundamental oscillation frequency of the proposed quadrature oscillator can be up to 104 GHz with a dc power consumption of 8.5 mW. A transformer coupling is employed to widen the locking range for the sub-harmonically injection-locked operation. With a sub-harmonic number of 3, the measured overall locking range is from 100 to 110 GHz. The measured phase noise at 10 kHz offset is lower than -82 dBc/Hz over the frequency. Compared to the prior art, this work features wide locking range, quadrature outputs, low dc power consumption, and high frequency.

Original languageEnglish
Title of host publication2019 IEEE MTT-S International Microwave Symposium, IMS 2019
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages381-384
Number of pages4
ISBN (Electronic)9781728113098
DOIs
StatePublished - Jun 2019
Event2019 IEEE MTT-S International Microwave Symposium, IMS 2019 - Boston, United States
Duration: 2 Jun 20197 Jun 2019

Publication series

NameIEEE MTT-S International Microwave Symposium Digest
Volume2019-June
ISSN (Print)0149-645X

Conference

Conference2019 IEEE MTT-S International Microwave Symposium, IMS 2019
Country/TerritoryUnited States
CityBoston
Period2/06/197/06/19

Keywords

  • CMOS
  • low phase noise
  • millimeter-wave
  • MMIC/RFIC
  • oscillator
  • quadrature modulation
  • W-band

Fingerprint

Dive into the research topics of 'An 100-to-110 GHz Low-dc-power Sub-harmonically Injection-Locked Quadrature Oscillator using Stacked Boosting Technique in 90-nm CMOS Process'. Together they form a unique fingerprint.

Cite this