Algebraic division for multilevel logic synthesis of multi-valued logic circuits

Hui Min Wang, Chung Len Lee, Jwu E. Chen

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

7 Scopus citations

Abstract

This paper presents, for the first time, the concept of algebraic division for multilevel logic synthesis of multi-valued logic(MVL). At first, an MVL algebraic division procedure is developed based on a basic set of gates. By introducing two MVL Boolean properties: 'identical' and 'complementary' into the division operation, the p procedure is further improved to be a mix-algebraic division procedure, which can obtain more efficient algebraic division to facilitate multilevel logic synthesis of MVL functions. Experimental results show that, in average, the multilevel implementation cost for an MVL function can have 30.1% cost saving over the two-level implementation, and the improved mix-algebraic division procedure can have 19.4% cost saving over the algebraic division procedure.

Original languageEnglish
Title of host publicationProceedings of The International Symposium on Multiple-Valued Logic
PublisherPubl by IEEE
Pages44-51
Number of pages8
ISBN (Print)0818656522
StatePublished - 1994
EventProceedings of the 24th International Symposium on Multiple-Valued Logic - Boston, MA, USA
Duration: 25 May 199427 May 1994

Publication series

NameProceedings of The International Symposium on Multiple-Valued Logic
ISSN (Print)0195-623X

Conference

ConferenceProceedings of the 24th International Symposium on Multiple-Valued Logic
CityBoston, MA, USA
Period25/05/9427/05/94

Fingerprint

Dive into the research topics of 'Algebraic division for multilevel logic synthesis of multi-valued logic circuits'. Together they form a unique fingerprint.

Cite this