A vlsi architecture design for dual-mode qam and vsb digital catv transceiver

Muh Tian Shiue, Chorng Kuang Wang, Winston Ingshih Way

Research output: Contribution to journalArticlepeer-review

1 Scopus citations

Abstract

In this paper, a transceiver VLSI architecture is proposed for high speed digital CATV modems, which can perform both the QAM and the VSB transmissions [1], [2]. The proposed architecture of all-digital dual-mode QAM/VSB receiver consists of digital AGC, digital demodulator, fractionally spaced blind equalizer and DFE, digital carrier recovery, and symbol timing recovery. Finite word-length simulation results show that the proposed architecture can achieve an SNR 29 dB for both the 64-QAM mode and 8-VSB mode when the 10bit ADC input signal SNR is 36dB, and there are ±6kHz of carrier frequency offset, ±110 ppm of symbol rate offset, and -82 dBc carrier phasejitter at 10 kHz away from the nominal carrier frequency. key words: QAM, VSB, AGC, carrier recovery, timing recovery, fractionally spaced blind equalizer and DFE.

Original languageEnglish
Pages (from-to)2351-2356
Number of pages6
JournalIEICE Transactions on Communications
VolumeE81-B
Issue number12
StatePublished - 1998

Fingerprint

Dive into the research topics of 'A vlsi architecture design for dual-mode qam and vsb digital catv transceiver'. Together they form a unique fingerprint.

Cite this