A spread-spectrum clock generator using fractional-N PLL controlled delta-sigma modulator for serial-ATA III

Kuo Hsing Cheng, Cheng Liang Hung, Chih Hsien Chang, Yu Lung Lo, Wei Bin Yang, Jiunn Way Miaw

Research output: Contribution to conferencePaperpeer-review

5 Scopus citations

Abstract

In this paper, a 6GHz spread-spectrum clock generator (SSCG) for Serial AT Attachment Generations 3 (SATA-III) is presented. By utilizing frequency modulation which employs digital MASH delta-sigma modulator and 33KHz triangular profile address generator, the SSCG achieves an output clock of 6GHz and 5000ppm down spread with a triangular waveform. The SSCG was designed based on TSMC 0.13μm 1p8m CMOS process. The power dissipation is 48mW under a 1.2V supply voltage. The peak-to-peak jitter of non spread-spectrum clock is 8ps, and the EMI reduction is 15dB with normal frequency spread modulation from 6GHz to 5.97GHz.

Original languageEnglish
Pages64-67
Number of pages4
DOIs
StatePublished - 2008
Event2008 IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems, DDECS - Bratislava, Slovakia
Duration: 16 Apr 200818 Apr 2008

Conference

Conference2008 IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems, DDECS
Country/TerritorySlovakia
CityBratislava
Period16/04/0818/04/08

Fingerprint

Dive into the research topics of 'A spread-spectrum clock generator using fractional-N PLL controlled delta-sigma modulator for serial-ATA III'. Together they form a unique fingerprint.

Cite this