A robust handshake for asynchronous system

Kuo Hsing Cheng; Wei Chun Chang; Chia Ming Tu

doi:10.1109/IWSOC.2003.1212998

A robust handshake for asynchronous system

Kuo Hsing Cheng, Wei Chun Chang, Chia Ming Tu

Department of Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

Abstract

In this paper, a new handshake methodology to enhance the performance of the asynchronous systems is proposed. The proposed handshake methodology has more flexibility to design an asymmetric asynchronous system. The proposed handshake methodology also has some advantages, like latch free, robust, high throughput, very short pre-charge time, less transistors, and more flexibility in asymmetry data path. A technique that combines a single-rail dynamic circuit with a dual-rail dynamic circuit was proposed and used to design in the data path. In the critical delay data paths, the dual-rail dynamic circuits were used to improve the operating speed. In others the single-rail dynamic circuits were used. It brings some advantages that reduce power consumption and die area while maintaining the calculation speed. Finally, an asynchronous array multiplier was designed and implemented by the new robust handshake methodology. Based on the TSMC 0.35 μm CMOS technology, the simulation result of the maximum throughput is about 2.5 ns.

Original language	English
Title of host publication	Proceedings - 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2003
Editors	Yehya Ismail, Wael Badawy
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	16-19
Number of pages	4
ISBN (Electronic)	076951944X, 9780769519449
DOIs	https://doi.org/10.1109/IWSOC.2003.1212998
State	Published - 2003
Event	3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2003 - Calgary, Canada Duration: 30 Jun 2003 → 2 Jul 2003

Publication series

Name	Proceedings - 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2003

Conference

Conference	3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2003
Country/Territory	Canada
City	Calgary
Period	30/06/03 → 2/07/03

Keywords

CMOS technology
Clocks
Detectors
Energy consumption
Logic circuits
MOS devices
Quadratic programming
Robustness
Throughput
Voltage

UN SDGs

This output contributes to the following UN Sustainable Development Goals (SDGs)

Access to Document

10.1109/IWSOC.2003.1212998

Cite this

Cheng, K. H., Chang, W. C., & Tu, C. M. (2003). A robust handshake for asynchronous system. In Y. Ismail, & W. Badawy (Eds.), Proceedings - 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2003 (pp. 16-19). Article 1212998 (Proceedings - 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2003). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/IWSOC.2003.1212998

Cheng, Kuo Hsing ; Chang, Wei Chun ; Tu, Chia Ming. / A robust handshake for asynchronous system. Proceedings - 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2003. editor / Yehya Ismail ; Wael Badawy. Institute of Electrical and Electronics Engineers Inc., 2003. pp. 16-19 (Proceedings - 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2003).

@inproceedings{f474cd099b6d470781ad1e23a07298e2,

title = "A robust handshake for asynchronous system",

abstract = "In this paper, a new handshake methodology to enhance the performance of the asynchronous systems is proposed. The proposed handshake methodology has more flexibility to design an asymmetric asynchronous system. The proposed handshake methodology also has some advantages, like latch free, robust, high throughput, very short pre-charge time, less transistors, and more flexibility in asymmetry data path. A technique that combines a single-rail dynamic circuit with a dual-rail dynamic circuit was proposed and used to design in the data path. In the critical delay data paths, the dual-rail dynamic circuits were used to improve the operating speed. In others the single-rail dynamic circuits were used. It brings some advantages that reduce power consumption and die area while maintaining the calculation speed. Finally, an asynchronous array multiplier was designed and implemented by the new robust handshake methodology. Based on the TSMC 0.35 μm CMOS technology, the simulation result of the maximum throughput is about 2.5 ns.",

keywords = "CMOS technology, Clocks, Detectors, Energy consumption, Logic circuits, MOS devices, Quadratic programming, Robustness, Throughput, Voltage",

author = "Cheng, {Kuo Hsing} and Chang, {Wei Chun} and Tu, {Chia Ming}",

note = "Publisher Copyright: {\textcopyright} 2003 IEEE.; 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2003 ; Conference date: 30-06-2003 Through 02-07-2003",

year = "2003",

doi = "10.1109/IWSOC.2003.1212998",

language = "???core.languages.en_GB???",

series = "Proceedings - 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2003",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "16--19",

editor = "Yehya Ismail and Wael Badawy",

booktitle = "Proceedings - 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2003",

}

Cheng, KH, Chang, WC & Tu, CM 2003, A robust handshake for asynchronous system. in Y Ismail & W Badawy (eds), Proceedings - 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2003., 1212998, Proceedings - 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2003, Institute of Electrical and Electronics Engineers Inc., pp. 16-19, 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2003, Calgary, Canada, 30/06/03. https://doi.org/10.1109/IWSOC.2003.1212998

A robust handshake for asynchronous system. / Cheng, Kuo Hsing; Chang, Wei Chun; Tu, Chia Ming.
Proceedings - 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2003. ed. / Yehya Ismail; Wael Badawy. Institute of Electrical and Electronics Engineers Inc., 2003. p. 16-19 1212998 (Proceedings - 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2003).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - A robust handshake for asynchronous system

AU - Cheng, Kuo Hsing

AU - Chang, Wei Chun

AU - Tu, Chia Ming

PY - 2003

Y1 - 2003

N2 - In this paper, a new handshake methodology to enhance the performance of the asynchronous systems is proposed. The proposed handshake methodology has more flexibility to design an asymmetric asynchronous system. The proposed handshake methodology also has some advantages, like latch free, robust, high throughput, very short pre-charge time, less transistors, and more flexibility in asymmetry data path. A technique that combines a single-rail dynamic circuit with a dual-rail dynamic circuit was proposed and used to design in the data path. In the critical delay data paths, the dual-rail dynamic circuits were used to improve the operating speed. In others the single-rail dynamic circuits were used. It brings some advantages that reduce power consumption and die area while maintaining the calculation speed. Finally, an asynchronous array multiplier was designed and implemented by the new robust handshake methodology. Based on the TSMC 0.35 μm CMOS technology, the simulation result of the maximum throughput is about 2.5 ns.

AB - In this paper, a new handshake methodology to enhance the performance of the asynchronous systems is proposed. The proposed handshake methodology has more flexibility to design an asymmetric asynchronous system. The proposed handshake methodology also has some advantages, like latch free, robust, high throughput, very short pre-charge time, less transistors, and more flexibility in asymmetry data path. A technique that combines a single-rail dynamic circuit with a dual-rail dynamic circuit was proposed and used to design in the data path. In the critical delay data paths, the dual-rail dynamic circuits were used to improve the operating speed. In others the single-rail dynamic circuits were used. It brings some advantages that reduce power consumption and die area while maintaining the calculation speed. Finally, an asynchronous array multiplier was designed and implemented by the new robust handshake methodology. Based on the TSMC 0.35 μm CMOS technology, the simulation result of the maximum throughput is about 2.5 ns.

KW - CMOS technology

KW - Clocks

KW - Detectors

KW - Energy consumption

KW - Logic circuits

KW - MOS devices

KW - Quadratic programming

KW - Robustness

KW - Throughput

KW - Voltage

UR - http://www.scopus.com/inward/record.url?scp=84944039249&partnerID=8YFLogxK

U2 - 10.1109/IWSOC.2003.1212998

DO - 10.1109/IWSOC.2003.1212998

M3 - 會議論文篇章

AN - SCOPUS:84944039249

T3 - Proceedings - 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2003

SP - 16

EP - 19

BT - Proceedings - 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2003

A2 - Ismail, Yehya

A2 - Badawy, Wael

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2003

Y2 - 30 June 2003 through 2 July 2003

ER -

Cheng KH, Chang WC, Tu CM. A robust handshake for asynchronous system. In Ismail Y, Badawy W, editors, Proceedings - 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2003. Institute of Electrical and Electronics Engineers Inc. 2003. p. 16-19. 1212998. (Proceedings - 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2003). doi: 10.1109/IWSOC.2003.1212998

A robust handshake for asynchronous system

Abstract

Publication series

Conference

Keywords

UN SDGs

Access to Document

Fingerprint

Cite this