A multi-code compression scheme for test time reduction of system-on-chip designs

Hong Ming Shieh, Jin Fu Li

Research output: Contribution to journalArticlepeer-review

Abstract

With the nano-scale technology, an system-on-chip (SOC) design may consist of many reusable cores from multiple sources. This causes that the complexity of SOC testing is much higher than that of conventional VLSI chip testing. One of the SOC test challenges is the test data reduction. This paper presents a multi-code compression (MCC) technique to reduce the volume of test data and the test application time. A multi-code decompressor for recovering the compressed test data is also proposed. Experimental results show that the MCC scheme can achieve higher compression ratio than single-code compression schemes. The area cost of the proposed multi-code decompressor is small - only about 3498 μm2 based on TSMC 0.18 μm standard cell technology.

Original languageEnglish
Pages (from-to)2428-2434
Number of pages7
JournalIEICE Transactions on Information and Systems
VolumeE91-D
Issue number10
DOIs
StatePublished - Oct 2008

Keywords

  • Compression
  • Decompression
  • Multi-code compression
  • System-on-chip
  • Test

Fingerprint

Dive into the research topics of 'A multi-code compression scheme for test time reduction of system-on-chip designs'. Together they form a unique fingerprint.

Cite this