A memory-reduced Log-MAP kernel for turbo decoder

Tsung Han Tsai; Cheng Hung Lin; An Yeu Wu

doi:10.1109/ISCAS.2005.1464767

A memory-reduced Log-MAP kernel for turbo decoder

Tsung Han Tsai, Cheng Hung Lin, An Yeu Wu

Department of Electrical Engineering

Research output: Contribution to journal › Conference article › peer-review

9 Scopus citations

Abstract

Generally, the Log-MAP kernel of the turbo decoding consume large memories in hardware implementtation. In this paper, we propose a new Log-MAP kernel to reduce memory usage. The comparison result shows our proposed architecture can reduce the memory size to 26% of the classical architecture. We also simplify the memory data access in this kernel design without extra address generaters. For 3GPP standard, a prototyping chip of the turbo decoder is implemented to verify the proposed memory-reduced Log- MAP kernel in 3.04×3.04mm2 core area in UMC 0.18um CMOS process.

Original language	English
Article number	1464767
Pages (from-to)	1032-1035
Number of pages	4
Journal	Proceedings - IEEE International Symposium on Circuits and Systems
DOIs	https://doi.org/10.1109/ISCAS.2005.1464767
State	Published - 2005
Event	IEEE International Symposium on Circuits and Systems 2005, ISCAS 2005 - Kobe, Japan Duration: 23 May 2005 → 26 May 2005

Access to Document

10.1109/ISCAS.2005.1464767

Cite this

@article{3c30f7a661634158a970775ca089eeb6,

title = "A memory-reduced Log-MAP kernel for turbo decoder",

abstract = "Generally, the Log-MAP kernel of the turbo decoding consume large memories in hardware implementtation. In this paper, we propose a new Log-MAP kernel to reduce memory usage. The comparison result shows our proposed architecture can reduce the memory size to 26% of the classical architecture. We also simplify the memory data access in this kernel design without extra address generaters. For 3GPP standard, a prototyping chip of the turbo decoder is implemented to verify the proposed memory-reduced Log- MAP kernel in 3.04×3.04mm2 core area in UMC 0.18um CMOS process.",

author = "Tsai, {Tsung Han} and Lin, {Cheng Hung} and Wu, {An Yeu}",

year = "2005",

doi = "10.1109/ISCAS.2005.1464767",

language = "???core.languages.en_GB???",

pages = "1032--1035",

journal = "Proceedings - IEEE International Symposium on Circuits and Systems",

issn = "0271-4310",

note = "IEEE International Symposium on Circuits and Systems 2005, ISCAS 2005 ; Conference date: 23-05-2005 Through 26-05-2005",

}

TY - JOUR

T1 - A memory-reduced Log-MAP kernel for turbo decoder

AU - Tsai, Tsung Han

AU - Lin, Cheng Hung

AU - Wu, An Yeu

PY - 2005

Y1 - 2005

N2 - Generally, the Log-MAP kernel of the turbo decoding consume large memories in hardware implementtation. In this paper, we propose a new Log-MAP kernel to reduce memory usage. The comparison result shows our proposed architecture can reduce the memory size to 26% of the classical architecture. We also simplify the memory data access in this kernel design without extra address generaters. For 3GPP standard, a prototyping chip of the turbo decoder is implemented to verify the proposed memory-reduced Log- MAP kernel in 3.04×3.04mm2 core area in UMC 0.18um CMOS process.

AB - Generally, the Log-MAP kernel of the turbo decoding consume large memories in hardware implementtation. In this paper, we propose a new Log-MAP kernel to reduce memory usage. The comparison result shows our proposed architecture can reduce the memory size to 26% of the classical architecture. We also simplify the memory data access in this kernel design without extra address generaters. For 3GPP standard, a prototyping chip of the turbo decoder is implemented to verify the proposed memory-reduced Log- MAP kernel in 3.04×3.04mm2 core area in UMC 0.18um CMOS process.

UR - http://www.scopus.com/inward/record.url?scp=51749117434&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2005.1464767

DO - 10.1109/ISCAS.2005.1464767

M3 - 會議論文

AN - SCOPUS:51749117434

SN - 0271-4310

SP - 1032

EP - 1035

JO - Proceedings - IEEE International Symposium on Circuits and Systems

JF - Proceedings - IEEE International Symposium on Circuits and Systems

M1 - 1464767

T2 - IEEE International Symposium on Circuits and Systems 2005, ISCAS 2005

Y2 - 23 May 2005 through 26 May 2005

ER -

A memory-reduced Log-MAP kernel for turbo decoder

Abstract

Access to Document

Fingerprint

Cite this