Skip to main navigation
Skip to search
Skip to main content
National Central University Home
Help & FAQ
Link opens in a new tab
English
中文
Search content at National Central University
Home
Scholar Profiles
Research units
Projects
Research output
Datasets
Prizes
Activities
Press/Media
Impacts
A low-power VLSI implementation for variable length decoder in MPEG-1 Layer III
Tsung Han Tsai
, Chun Nan Liu
, Wen Cheng Chen
Department of Electrical Engineering
Research output
:
Contribution to journal
›
Conference article
›
peer-review
Overview
Fingerprint
Fingerprint
Dive into the research topics of 'A low-power VLSI implementation for variable length decoder in MPEG-1 Layer III'. Together they form a unique fingerprint.
Sort by
Weight
Alphabetically
Keyphrases
MPEG
100%
Decoder
100%
Audio Coding
100%
MPEG-I
100%
VLSI Implementation
100%
Low Power VLSI
100%
High Efficiency
50%
Variable-length Code
50%
Low Power Consumption
50%
Total Power
50%
Two-level
50%
Encoding Method
50%
Efficient Architecture Design
50%
Decoding Algorithm
50%
Coding Standards
50%
Complex Coding
50%
Power Saving
50%
Efficiency Requirement
50%
Table Lookup
50%
Huffman Encoding
50%
Memory Access
50%
Signal Statistics
50%
Coding Algorithm
50%
Engineering
MPEG
100%
Audio Coding
66%
Length Code
33%
Low Power Consumption
33%
Lookup Table
33%
Decoding Algorithm
33%
Signal Statistic
33%
Memory Access
33%