Skip to main navigation
Skip to search
Skip to main content
National Central University Home
Help & FAQ
Link opens in a new tab
English
中文
Search content at National Central University
Home
Scholar Profiles
Research units
Projects
Research output
Datasets
Prizes
Activities
Press/Media
Impacts
A low-power high driving ability voltage control oscillator used in PLL
K. H. Cheng
, W. B. Yang
, C. F. Chung
Department of Electrical Engineering
Research output
:
Contribution to journal
›
Conference article
›
peer-review
1
Scopus citations
Overview
Fingerprint
Fingerprint
Dive into the research topics of 'A low-power high driving ability voltage control oscillator used in PLL'. Together they form a unique fingerprint.
Sort by
Weight
Alphabetically
Keyphrases
Low Power
100%
Voltage-controlled Oscillator
100%
Driving Performance
100%
Split Path
66%
CMOS Driver
66%
On chip
33%
Phase Error
33%
Low Power Consumption
33%
Rise Time
33%
Delay Time
33%
Low Area
33%
Phase-locked Loop
33%
Buffer Delay
33%
Clock Buffer
33%
CMOS Buffer
33%
Fall Time
33%
Area Requirement
33%
Total Energy Consumption
33%
Consumption Area
33%
Engineering
Phase Locked Loop
100%
Oscillator
100%
Voltage-Controlled Oscillator
66%
Phase Error
33%
Electric Power Utilization
33%
Low Power Consumption
33%
Rise Time
33%
Delay Time
33%
Fall Time
33%
Computer Science
Voltage Control
100%
Phase Locked Loop
100%
Low Power Consumption
33%
Power Consumption
33%
time-delay
33%