A low-power delay buffer using gated driver tree

Po Chun Hsieh, Jing Siang Jhuang, Pei Yun Tsai, Tzi Dar Chiueh

Research output: Contribution to journalArticlepeer-review

12 Scopus citations


This paper presents circuit design of a low-power delay buffer. The proposed delay buffer uses several new techniques to reduce its power consumption. Since delay buffers are accessed sequentially, it adopts a ring-counter addressing scheme. In the ring counter, double-edge-triggered (DET) flip-flops are utilized to reduce the operating frequency by half and the C-element gated-clock strategy is proposed. A novel gated-clock-driver tree is then applied to further reduce the activity along the clock distribution network. Moreover, the gated-driver-tree idea is also employed in the input and output ports of the memory block to decrease their loading, thus saving even more power. Both simulation results and experimental results show great improvement in power consumption. A 256 × 8 delay buffer is fabricated and verified in 0.18 μm CMOS technology and it dissipates only 2.56 mW when operating at 135 MHz from 1.8-V supply voltage.

Original languageEnglish
Article number4801521
Pages (from-to)1212-1219
Number of pages8
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Issue number9
StatePublished - Sep 2009


  • C-element
  • Delay buffer
  • First-in–first-out (FIFO)
  • Gated-clock
  • Ring-counter


Dive into the research topics of 'A low-power delay buffer using gated driver tree'. Together they form a unique fingerprint.

Cite this