A K-band 0.18-μm CMOS Quadrature Phase-Locked Loop Using Injection-Locking Technique

Cheng Hsien Liu; Min Yeh Yang; Po Yuan Chen; Hong Yeh Chang

doi:10.1109/APMC57107.2023.10439741

A K-band 0.18-μm CMOS Quadrature Phase-Locked Loop Using Injection-Locking Technique

Cheng Hsien Liu, Min Yeh Yang, Po Yuan Chen, Hong Yeh Chang

Department of Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

Abstract

A K-band 0.18-μ m CMOS quadrature phase-locked loop (QPLL) using injection-locking technique is presented in this paper. The proposed quadrature voltage-controlled oscillator using transformer-feedback technique (TF-QVCO) features high quadrature accuracy. With the injection-locked frequency divider (ILFD), the proposed QPLL can be operated up to K-band with 0.18-μ m CMOS process. With a total dc power consumption of 90.5 mW, the proposed QPLL demonstrates a phase noise of -99 dBc/Hz at 1 MHz offset, a reference spur suppression of -52 dBc, and a maximum operation frequency up to 24.1 GHz. This work demonstrates a comparable circuit performance and can be compared to the reported advanced K-band CMOS PLLs.

Original language	English
Title of host publication	2023 Asia-Pacific Microwave Conference, APMC 2023
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	852-854
Number of pages	3
ISBN (Electronic)	9781665494182
DOIs	https://doi.org/10.1109/APMC57107.2023.10439741
State	Published - 2023
Event	31st Asia-Pacific Microwave Conference, APMC 2023 - Taipei, Taiwan Duration: 5 Dec 2023 → 8 Dec 2023

Publication series

Name	Asia-Pacific Microwave Conference Proceedings, APMC
ISSN (Electronic)	2690-3946

Conference

Conference	31st Asia-Pacific Microwave Conference, APMC 2023
Country/Territory	Taiwan
City	Taipei
Period	5/12/23 → 8/12/23

Keywords

CMOS
phase-locked loop (PLL)
quadrature voltage-controlled oscillator (QVCO)
transformer-feedback

Access to Document

10.1109/APMC57107.2023.10439741

使用異質整合積體電路技術之下世代毫米波通訊收發機研究(2/3)
Chang, H.-Y. (PI)
1/08/22 → 31/07/23
Project: Research

Cite this

Liu, C. H., Yang, M. Y., Chen, P. Y., & Chang, H. Y. (2023). A K-band 0.18-μm CMOS Quadrature Phase-Locked Loop Using Injection-Locking Technique. In 2023 Asia-Pacific Microwave Conference, APMC 2023 (pp. 852-854). (Asia-Pacific Microwave Conference Proceedings, APMC). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/APMC57107.2023.10439741

@inproceedings{0ab35685381745408d67d8cf3a5cae8b,

title = "A K-band 0.18-μm CMOS Quadrature Phase-Locked Loop Using Injection-Locking Technique",

abstract = "A K-band 0.18-μ m CMOS quadrature phase-locked loop (QPLL) using injection-locking technique is presented in this paper. The proposed quadrature voltage-controlled oscillator using transformer-feedback technique (TF-QVCO) features high quadrature accuracy. With the injection-locked frequency divider (ILFD), the proposed QPLL can be operated up to K-band with 0.18-μ m CMOS process. With a total dc power consumption of 90.5 mW, the proposed QPLL demonstrates a phase noise of -99 dBc/Hz at 1 MHz offset, a reference spur suppression of -52 dBc, and a maximum operation frequency up to 24.1 GHz. This work demonstrates a comparable circuit performance and can be compared to the reported advanced K-band CMOS PLLs.",

keywords = "CMOS, phase-locked loop (PLL), quadrature voltage-controlled oscillator (QVCO), transformer-feedback",

author = "Liu, {Cheng Hsien} and Yang, {Min Yeh} and Chen, {Po Yuan} and Chang, {Hong Yeh}",

note = "Publisher Copyright: {\textcopyright} 2023 IEEE.; 31st Asia-Pacific Microwave Conference, APMC 2023 ; Conference date: 05-12-2023 Through 08-12-2023",

year = "2023",

doi = "10.1109/APMC57107.2023.10439741",

language = "???core.languages.en_GB???",

series = "Asia-Pacific Microwave Conference Proceedings, APMC",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "852--854",

booktitle = "2023 Asia-Pacific Microwave Conference, APMC 2023",

}

Liu, CH, Yang, MY, Chen, PY & Chang, HY 2023, A K-band 0.18-μm CMOS Quadrature Phase-Locked Loop Using Injection-Locking Technique. in 2023 Asia-Pacific Microwave Conference, APMC 2023. Asia-Pacific Microwave Conference Proceedings, APMC, Institute of Electrical and Electronics Engineers Inc., pp. 852-854, 31st Asia-Pacific Microwave Conference, APMC 2023, Taipei, Taiwan, 5/12/23. https://doi.org/10.1109/APMC57107.2023.10439741

A K-band 0.18-μm CMOS Quadrature Phase-Locked Loop Using Injection-Locking Technique. / Liu, Cheng Hsien; Yang, Min Yeh; Chen, Po Yuan et al.
2023 Asia-Pacific Microwave Conference, APMC 2023. Institute of Electrical and Electronics Engineers Inc., 2023. p. 852-854 (Asia-Pacific Microwave Conference Proceedings, APMC).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - A K-band 0.18-μm CMOS Quadrature Phase-Locked Loop Using Injection-Locking Technique

AU - Liu, Cheng Hsien

AU - Yang, Min Yeh

AU - Chen, Po Yuan

AU - Chang, Hong Yeh

PY - 2023

Y1 - 2023

N2 - A K-band 0.18-μ m CMOS quadrature phase-locked loop (QPLL) using injection-locking technique is presented in this paper. The proposed quadrature voltage-controlled oscillator using transformer-feedback technique (TF-QVCO) features high quadrature accuracy. With the injection-locked frequency divider (ILFD), the proposed QPLL can be operated up to K-band with 0.18-μ m CMOS process. With a total dc power consumption of 90.5 mW, the proposed QPLL demonstrates a phase noise of -99 dBc/Hz at 1 MHz offset, a reference spur suppression of -52 dBc, and a maximum operation frequency up to 24.1 GHz. This work demonstrates a comparable circuit performance and can be compared to the reported advanced K-band CMOS PLLs.

AB - A K-band 0.18-μ m CMOS quadrature phase-locked loop (QPLL) using injection-locking technique is presented in this paper. The proposed quadrature voltage-controlled oscillator using transformer-feedback technique (TF-QVCO) features high quadrature accuracy. With the injection-locked frequency divider (ILFD), the proposed QPLL can be operated up to K-band with 0.18-μ m CMOS process. With a total dc power consumption of 90.5 mW, the proposed QPLL demonstrates a phase noise of -99 dBc/Hz at 1 MHz offset, a reference spur suppression of -52 dBc, and a maximum operation frequency up to 24.1 GHz. This work demonstrates a comparable circuit performance and can be compared to the reported advanced K-band CMOS PLLs.

KW - CMOS

KW - phase-locked loop (PLL)

KW - quadrature voltage-controlled oscillator (QVCO)

KW - transformer-feedback

UR - http://www.scopus.com/inward/record.url?scp=85186637470&partnerID=8YFLogxK

U2 - 10.1109/APMC57107.2023.10439741

DO - 10.1109/APMC57107.2023.10439741

M3 - 會議論文篇章

AN - SCOPUS:85186637470

T3 - Asia-Pacific Microwave Conference Proceedings, APMC

SP - 852

EP - 854

BT - 2023 Asia-Pacific Microwave Conference, APMC 2023

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 31st Asia-Pacific Microwave Conference, APMC 2023

Y2 - 5 December 2023 through 8 December 2023

ER -

A K-band 0.18-μm CMOS Quadrature Phase-Locked Loop Using Injection-Locking Technique

Abstract

Publication series

Conference

Keywords

Access to Document

Fingerprint

Projects

使用異質整合積體電路技術之下世代毫米波通訊收發機研究(2/3)

Cite this