A generalized conflict-free memory addressing scheme for continuous-flow parallel-processing FFT processors with rescheduling

Pei Yun Tsai, Chung Yi Lin

Research output: Contribution to journalArticlepeer-review

49 Scopus citations

Abstract

This paper presents a generalized conflict-free memory addressing scheme for memory-based fast Fourier transform (FFT) processors with parallel arithmetic processing units made up of radix-$2q multi-path delay commutator (MDC). The proposed addressing scheme considers the continuous-flow operation with minimum shared memory requirements. To improve throughput, parallel high-radix processing units are employed. We prove that the solution to non-conflict memory access satisfying the constraints of the continuous-flow, variable-size, higher-radix, and parallel-processing operations indeed exists. In addition, a rescheduling technique for twiddle-factor multiplication is developed to reduce hardware complexity and to enhance hardware efficiency. From the results, we can see that the proposed processor has high utilization and efficiency to support flexible configurability for various FFT sizes with fewer computation cycles than the conventional radix-2/radix-4 memory-based FFT processors.

Original languageEnglish
Article number5599896
Pages (from-to)2290-2302
Number of pages13
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume19
Issue number12
DOIs
StatePublished - Dec 2011

Keywords

  • Continuous-flow
  • fast Fourier transform
  • memory architecture
  • mixed-radix
  • parallel processing
  • rescheduling

Fingerprint

Dive into the research topics of 'A generalized conflict-free memory addressing scheme for continuous-flow parallel-processing FFT processors with rescheduling'. Together they form a unique fingerprint.

Cite this