Projects per year
Abstract
In this paper, an input-decimation technique for the recursive discrete Fourier transform (RDFT)/inverse DFT (RIDFT) algorithm is proposed for the high-speed broadband communication systems. It is worth noting that the input-decimation approach is presented to decrease the number of input sequences for the recursive filter so that the computation cycle of RDFT/RIDFT can be shortened to meet the computing time requirement (3.6μs) for the high-speed broadband communication systems. Therefore, the input-decimation RDFT/RIDFT algorithm is able to carry out at least 55.5% reduction of the total computation cycles compared with the considered algorithms. Furthermore, holding the advantages of input-decimation technique, the computational complexities of the real-multiplication and -addition are reduced to 41.3% and 22.2%, respectively. The area and the power consumption can be minimized by employing the cost-efficient constant multiplier with the refined signed-digit expression of twiddle factors. Finally, the physical implementation results show that the core area is 0.37× 0.37 mm2 with 0.18μ m CMOS process. The power consumption is 5.16 mW with the supply voltage of 1.8 V and the operating clock of 40 MHz. The proposed design can achieve 258 million of computational efficiency per unit area (CEUA) and really outperform the previous works.
Original language | English |
---|---|
Article number | 8822601 |
Pages (from-to) | 4713-4726 |
Number of pages | 14 |
Journal | IEEE Transactions on Circuits and Systems I: Regular Papers |
Volume | 66 |
Issue number | 12 |
DOIs | |
State | Published - Dec 2019 |
Keywords
- Discrete Fourier transform (DFT)
- constant multiplier
- input-decimation
- recursive DFT (RDFT)
- recursive inverse DFT (RIDFT)
Fingerprint
Dive into the research topics of 'A Design of Input-Decimation Technique for Recursive DFT/IDFT Algorithm'. Together they form a unique fingerprint.Projects
- 3 Finished
-
Design and Implementation of Massive Multiple-Input Multiple-Output Transceiver on Visible Light Communication System(3/3)
1/08/19 → 31/07/20
Project: Research
-
Digital Baseband Design for Ieee Std 802.3bp?-2016 Next Generation Gigabit Ethernet Transmission( II )
1/08/18 → 31/07/19
Project: Research
-
Digital Baseband Design for Ieee Std 802.3bp?-2016 Next Generation Gigabit Ethernet Transmission( I )
1/08/17 → 31/07/18
Project: Research