A 6-GHz built-in jitter measurement circuit using multiphase sampler

Kuo Hsing Cheng, Jen Chieh Liu, Hong Yi Huang, Yu Liang Li, Yong Jhen Jhu

Research output: Contribution to journalArticlepeer-review

9 Scopus citations

Abstract

This brief presents a 6-GHz built-in jitter measurement (BIJM) with the time amplifier (TA) and the multiphase sampler (MPS) to achieve a 1-ps timing resolution. The proposed MPS can reduce the area, and the TA can extend the total timing resolution of BIJM. The self-referenced circuit with the autocalibration technique can eliminate the process variations and create a reference clock being a sampled signal. Using the calibration technique, the gain variation of TA and the timing resolution variation of MPS can be aligned to achieve a 1-ps timing resolution. The sense amplifier delay flip-flop uses the bulk input to reduce the measured error. The BIJM is fabricated by a 90-nm CMOS process. The core area of BIJM is 130 μm × 200 μm, and the power consumption is 20.4 mW with the I/O buffers.

Original languageEnglish
Article number5971770
Pages (from-to)492-496
Number of pages5
JournalIEEE Transactions on Circuits and Systems II: Express Briefs
Volume58
Issue number8
DOIs
StatePublished - Aug 2011

Keywords

  • Built-in jitter measurement (BIJM)
  • calibration
  • measured error
  • multiphase oscillator (MPO)
  • multiphase sampler (MPS)
  • time amplifier (TA)

Fingerprint

Dive into the research topics of 'A 6-GHz built-in jitter measurement circuit using multiphase sampler'. Together they form a unique fingerprint.

Cite this