A 5-Gb/s inductorless CMOS adaptive equalizer for PCI express generation II applications

Kuo Hsing Cheng; Yu Chang Tsai; Yen Hsueh Wu; Ying Fu Lin

doi:10.1109/TCSII.2010.2047311

A 5-Gb/s inductorless CMOS adaptive equalizer for PCI express generation II applications

Kuo Hsing Cheng, Yu Chang Tsai, Yen Hsueh Wu, Ying Fu Lin

Department of Electrical Engineering

Research output: Contribution to journal › Article › peer-review

33 Scopus citations

Abstract

This brief presents a 5-Gb/s adaptive equalizer that compensates for the PCI Express channel loss of 14 dB at 2.5 GHz. This equalizing filter uses low-voltage zero generators (LVZGs) to generate high-frequency gain boosting without inductors. The spectrum-balancing technique eliminates the need for a slicer. The power detector combines current steering techniques and a preamplifier circuit to enhance the voltage swing. This design consumes 17.6 mW (excluding the output buffers) at a 1.6-V supply voltage with an output swing of 560 mV (p-p). The area occupied is 0.1 mm² (including output buffers), and the output peak-to-peak jitter is 0.28 UI. The equalizer achieves high-frequency compensation, small area, and low power consumption.

Original language	English
Article number	5462962
Pages (from-to)	324-328
Number of pages	5
Journal	IEEE Transactions on Circuits and Systems II: Express Briefs
Volume	57
Issue number	5
DOIs	https://doi.org/10.1109/TCSII.2010.2047311
State	Published - May 2010

Keywords

Adaptive equalizer
Equalizing filter
High-speed serial links
Inductorless
Power detector

Access to Document

10.1109/TCSII.2010.2047311

Cite this

@article{c4d0ba2d53054f7795e674bf774df366,

title = "A 5-Gb/s inductorless CMOS adaptive equalizer for PCI express generation II applications",

abstract = "This brief presents a 5-Gb/s adaptive equalizer that compensates for the PCI Express channel loss of 14 dB at 2.5 GHz. This equalizing filter uses low-voltage zero generators (LVZGs) to generate high-frequency gain boosting without inductors. The spectrum-balancing technique eliminates the need for a slicer. The power detector combines current steering techniques and a preamplifier circuit to enhance the voltage swing. This design consumes 17.6 mW (excluding the output buffers) at a 1.6-V supply voltage with an output swing of 560 mV (p-p). The area occupied is 0.1 mm2 (including output buffers), and the output peak-to-peak jitter is 0.28 UI. The equalizer achieves high-frequency compensation, small area, and low power consumption.",

keywords = "Adaptive equalizer, Equalizing filter, High-speed serial links, Inductorless, Power detector",

author = "Cheng, {Kuo Hsing} and Tsai, {Yu Chang} and Wu, {Yen Hsueh} and Lin, {Ying Fu}",

note = "Funding Information: Manuscript received October 29, 2009; revised February 9, 2010; accepted March 8, 2010. Date of current version May 14, 2010. This work was supported by the National Science Council, Taiwan, under Grant NSC 97-2221-E-008-111-MY3. This paper was recommended by Associate Editor V. Stojanovic.",

year = "2010",

month = may,

doi = "10.1109/TCSII.2010.2047311",

language = "???core.languages.en_GB???",

volume = "57",

pages = "324--328",

journal = "IEEE Transactions on Circuits and Systems II: Express Briefs",

issn = "1549-7747",

number = "5",

}

TY - JOUR

T1 - A 5-Gb/s inductorless CMOS adaptive equalizer for PCI express generation II applications

AU - Cheng, Kuo Hsing

AU - Tsai, Yu Chang

AU - Wu, Yen Hsueh

AU - Lin, Ying Fu

N1 - Funding Information: Manuscript received October 29, 2009; revised February 9, 2010; accepted March 8, 2010. Date of current version May 14, 2010. This work was supported by the National Science Council, Taiwan, under Grant NSC 97-2221-E-008-111-MY3. This paper was recommended by Associate Editor V. Stojanovic.

PY - 2010/5

Y1 - 2010/5

N2 - This brief presents a 5-Gb/s adaptive equalizer that compensates for the PCI Express channel loss of 14 dB at 2.5 GHz. This equalizing filter uses low-voltage zero generators (LVZGs) to generate high-frequency gain boosting without inductors. The spectrum-balancing technique eliminates the need for a slicer. The power detector combines current steering techniques and a preamplifier circuit to enhance the voltage swing. This design consumes 17.6 mW (excluding the output buffers) at a 1.6-V supply voltage with an output swing of 560 mV (p-p). The area occupied is 0.1 mm2 (including output buffers), and the output peak-to-peak jitter is 0.28 UI. The equalizer achieves high-frequency compensation, small area, and low power consumption.

AB - This brief presents a 5-Gb/s adaptive equalizer that compensates for the PCI Express channel loss of 14 dB at 2.5 GHz. This equalizing filter uses low-voltage zero generators (LVZGs) to generate high-frequency gain boosting without inductors. The spectrum-balancing technique eliminates the need for a slicer. The power detector combines current steering techniques and a preamplifier circuit to enhance the voltage swing. This design consumes 17.6 mW (excluding the output buffers) at a 1.6-V supply voltage with an output swing of 560 mV (p-p). The area occupied is 0.1 mm2 (including output buffers), and the output peak-to-peak jitter is 0.28 UI. The equalizer achieves high-frequency compensation, small area, and low power consumption.

KW - Adaptive equalizer

KW - Equalizing filter

KW - High-speed serial links

KW - Inductorless

KW - Power detector

UR - http://www.scopus.com/inward/record.url?scp=77952744559&partnerID=8YFLogxK

U2 - 10.1109/TCSII.2010.2047311

DO - 10.1109/TCSII.2010.2047311

M3 - 期刊論文

AN - SCOPUS:77952744559

SN - 1549-7747

VL - 57

SP - 324

EP - 328

JO - IEEE Transactions on Circuits and Systems II: Express Briefs

JF - IEEE Transactions on Circuits and Systems II: Express Briefs

IS - 5

M1 - 5462962

ER -

A 5-Gb/s inductorless CMOS adaptive equalizer for PCI express generation II applications

Abstract

Keywords

Access to Document

Fingerprint

Cite this