A 30-36.6 GHz Low Jitter Degradation SIL QVCO with Frequency-tracking Loop in 65 nm CMOS for 5G Frontend Applications

Jhe Wei Li; Wei Cheng Chen; Jung Chou; Yu Cheng Liu; Hong Yeh Chang

doi:10.1109/EuMIC48047.2021.00072

A 30-36.6 GHz Low Jitter Degradation SIL QVCO with Frequency-tracking Loop in 65 nm CMOS for 5G Frontend Applications

Jhe Wei Li, Wei Cheng Chen, Jung Chou, Yu Cheng Liu, Hong Yeh Chang

Department of Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

3 Scopus citations

Abstract

In this paper, a low jitter degradation subharmonically injection-locked (SIL) quadrature voltage-controlled oscillator (QVCO) with frequency-tracking loop is presented using 65 nm CMOS process for 5G frontend applications. The QVCO is designed using a modified self-injection coupling technique to enhance the quadrature accuracy. An analog-based frequency-tracking loop is employed in the QVCO to adaptively align the control voltage. As the subharmonic number is 4, the locking frequency is from 30 to 36.6 GHz with a 19.6% fractional bandwidth. The phase noise at 1 MHz offset is-130.3 dBc/Hz, and the jitter integrated from 1 kHz to 40 MHz is 8.7 fs with a degradation of within 7 fs. When the temperature is between 20°C and 70°C, the variations of phase noise, jitter, output power are within 2.5 dB, 5 fs, and 1.5 dB, respectively. The quadrature errors are within 0.5 dB and 0.9°.

Original language	English
Title of host publication	EuMIC 2020 - 2020 15th European Microwave Integrated Circuits Conference
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	241-244
Number of pages	4
ISBN (Electronic)	9782874870606
DOIs	https://doi.org/10.1109/EuMIC48047.2021.00072
State	Published - 10 Jan 2021
Event	15th European Microwave Integrated Circuits Conference, EuMIC 2020 - Utrecht, Netherlands Duration: 11 Jan 2021 → 12 Jan 2021

Publication series

Name	EuMIC 2020 - 2020 15th European Microwave Integrated Circuits Conference

Conference

Conference	15th European Microwave Integrated Circuits Conference, EuMIC 2020
Country/Territory	Netherlands
City	Utrecht
Period	11/01/21 → 12/01/21

Keywords

5G
CMOS
RFIC
local oscillation
low jitter
low phase noise
microwave
millimeter-wave

Access to Document

10.1109/EuMIC48047.2021.00072

Research on W-Band Radar Frontend Integrated Circuits for Miniature Unmanned Aerial Vehicle Applications(3/3)
Chang, H.-Y. (PI)
1/08/19 → 31/01/21
Project: Research

Cite this

Li, J. W., Chen, W. C., Chou, J., Liu, Y. C., & Chang, H. Y. (2021). A 30-36.6 GHz Low Jitter Degradation SIL QVCO with Frequency-tracking Loop in 65 nm CMOS for 5G Frontend Applications. In EuMIC 2020 - 2020 15th European Microwave Integrated Circuits Conference (pp. 241-244). Article 9337390 (EuMIC 2020 - 2020 15th European Microwave Integrated Circuits Conference). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/EuMIC48047.2021.00072

Li, Jhe Wei ; Chen, Wei Cheng ; Chou, Jung et al. / A 30-36.6 GHz Low Jitter Degradation SIL QVCO with Frequency-tracking Loop in 65 nm CMOS for 5G Frontend Applications. EuMIC 2020 - 2020 15th European Microwave Integrated Circuits Conference. Institute of Electrical and Electronics Engineers Inc., 2021. pp. 241-244 (EuMIC 2020 - 2020 15th European Microwave Integrated Circuits Conference).

@inproceedings{18c256bdcca046e0b3c09e8992cd61cd,

title = "A 30-36.6 GHz Low Jitter Degradation SIL QVCO with Frequency-tracking Loop in 65 nm CMOS for 5G Frontend Applications",

abstract = "In this paper, a low jitter degradation subharmonically injection-locked (SIL) quadrature voltage-controlled oscillator (QVCO) with frequency-tracking loop is presented using 65 nm CMOS process for 5G frontend applications. The QVCO is designed using a modified self-injection coupling technique to enhance the quadrature accuracy. An analog-based frequency-tracking loop is employed in the QVCO to adaptively align the control voltage. As the subharmonic number is 4, the locking frequency is from 30 to 36.6 GHz with a 19.6% fractional bandwidth. The phase noise at 1 MHz offset is-130.3 dBc/Hz, and the jitter integrated from 1 kHz to 40 MHz is 8.7 fs with a degradation of within 7 fs. When the temperature is between 20°C and 70°C, the variations of phase noise, jitter, output power are within 2.5 dB, 5 fs, and 1.5 dB, respectively. The quadrature errors are within 0.5 dB and 0.9°.",

keywords = "5G, CMOS, RFIC, local oscillation, low jitter, low phase noise, microwave, millimeter-wave",

author = "Li, {Jhe Wei} and Chen, {Wei Cheng} and Jung Chou and Liu, {Yu Cheng} and Chang, {Hong Yeh}",

note = "Publisher Copyright: {\textcopyright} 2021 EuMA.; 15th European Microwave Integrated Circuits Conference, EuMIC 2020 ; Conference date: 11-01-2021 Through 12-01-2021",

year = "2021",

month = jan,

day = "10",

doi = "10.1109/EuMIC48047.2021.00072",

language = "???core.languages.en_GB???",

series = "EuMIC 2020 - 2020 15th European Microwave Integrated Circuits Conference",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "241--244",

booktitle = "EuMIC 2020 - 2020 15th European Microwave Integrated Circuits Conference",

}

Li, JW, Chen, WC, Chou, J, Liu, YC & Chang, HY 2021, A 30-36.6 GHz Low Jitter Degradation SIL QVCO with Frequency-tracking Loop in 65 nm CMOS for 5G Frontend Applications. in EuMIC 2020 - 2020 15th European Microwave Integrated Circuits Conference., 9337390, EuMIC 2020 - 2020 15th European Microwave Integrated Circuits Conference, Institute of Electrical and Electronics Engineers Inc., pp. 241-244, 15th European Microwave Integrated Circuits Conference, EuMIC 2020, Utrecht, Netherlands, 11/01/21. https://doi.org/10.1109/EuMIC48047.2021.00072

A 30-36.6 GHz Low Jitter Degradation SIL QVCO with Frequency-tracking Loop in 65 nm CMOS for 5G Frontend Applications. / Li, Jhe Wei; Chen, Wei Cheng; Chou, Jung et al.
EuMIC 2020 - 2020 15th European Microwave Integrated Circuits Conference. Institute of Electrical and Electronics Engineers Inc., 2021. p. 241-244 9337390 (EuMIC 2020 - 2020 15th European Microwave Integrated Circuits Conference).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - A 30-36.6 GHz Low Jitter Degradation SIL QVCO with Frequency-tracking Loop in 65 nm CMOS for 5G Frontend Applications

AU - Li, Jhe Wei

AU - Chen, Wei Cheng

AU - Chou, Jung

AU - Liu, Yu Cheng

AU - Chang, Hong Yeh

PY - 2021/1/10

Y1 - 2021/1/10

N2 - In this paper, a low jitter degradation subharmonically injection-locked (SIL) quadrature voltage-controlled oscillator (QVCO) with frequency-tracking loop is presented using 65 nm CMOS process for 5G frontend applications. The QVCO is designed using a modified self-injection coupling technique to enhance the quadrature accuracy. An analog-based frequency-tracking loop is employed in the QVCO to adaptively align the control voltage. As the subharmonic number is 4, the locking frequency is from 30 to 36.6 GHz with a 19.6% fractional bandwidth. The phase noise at 1 MHz offset is-130.3 dBc/Hz, and the jitter integrated from 1 kHz to 40 MHz is 8.7 fs with a degradation of within 7 fs. When the temperature is between 20°C and 70°C, the variations of phase noise, jitter, output power are within 2.5 dB, 5 fs, and 1.5 dB, respectively. The quadrature errors are within 0.5 dB and 0.9°.

AB - In this paper, a low jitter degradation subharmonically injection-locked (SIL) quadrature voltage-controlled oscillator (QVCO) with frequency-tracking loop is presented using 65 nm CMOS process for 5G frontend applications. The QVCO is designed using a modified self-injection coupling technique to enhance the quadrature accuracy. An analog-based frequency-tracking loop is employed in the QVCO to adaptively align the control voltage. As the subharmonic number is 4, the locking frequency is from 30 to 36.6 GHz with a 19.6% fractional bandwidth. The phase noise at 1 MHz offset is-130.3 dBc/Hz, and the jitter integrated from 1 kHz to 40 MHz is 8.7 fs with a degradation of within 7 fs. When the temperature is between 20°C and 70°C, the variations of phase noise, jitter, output power are within 2.5 dB, 5 fs, and 1.5 dB, respectively. The quadrature errors are within 0.5 dB and 0.9°.

KW - 5G

KW - CMOS

KW - RFIC

KW - local oscillation

KW - low jitter

KW - low phase noise

KW - microwave

KW - millimeter-wave

UR - http://www.scopus.com/inward/record.url?scp=85100931092&partnerID=8YFLogxK

U2 - 10.1109/EuMIC48047.2021.00072

DO - 10.1109/EuMIC48047.2021.00072

M3 - 會議論文篇章

AN - SCOPUS:85100931092

T3 - EuMIC 2020 - 2020 15th European Microwave Integrated Circuits Conference

SP - 241

EP - 244

BT - EuMIC 2020 - 2020 15th European Microwave Integrated Circuits Conference

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 15th European Microwave Integrated Circuits Conference, EuMIC 2020

Y2 - 11 January 2021 through 12 January 2021

ER -

Li JW, Chen WC, Chou J, Liu YC, Chang HY. A 30-36.6 GHz Low Jitter Degradation SIL QVCO with Frequency-tracking Loop in 65 nm CMOS for 5G Frontend Applications. In EuMIC 2020 - 2020 15th European Microwave Integrated Circuits Conference. Institute of Electrical and Electronics Engineers Inc. 2021. p. 241-244. 9337390. (EuMIC 2020 - 2020 15th European Microwave Integrated Circuits Conference). doi: 10.1109/EuMIC48047.2021.00072

A 30-36.6 GHz Low Jitter Degradation SIL QVCO with Frequency-tracking Loop in 65 nm CMOS for 5G Frontend Applications

Abstract

Publication series

Conference

Keywords

Access to Document

Fingerprint

Projects

Research on W-Band Radar Frontend Integrated Circuits for Miniature Unmanned Aerial Vehicle Applications(3/3)

Cite this