A 1.8-V monolithic sige HBT power amplifier with a novel proposed linearizing bias circuit

Ping Chun Yeh, Kuei Cheng Lin, C. Y. Lee, Hwann Kaeo Chiou

Research output: Contribution to conferencePaperpeer-review

1 Scopus citations

Abstract

In this work, we report a novel linearization technique by using an on-chip linearizer. The linearizer consists of an SiGe heterojunction bipolar transistors active bias circuit with a MOSFET feedback junction capacitor, which significantly improves the gain compression and phase distortion without additional dc consumption. The proposed circuit topology will find extensive applications in high efficiency and linearity power amplifier design. The power amplifier is implemented by using TSMC 0.18 μm SiGe HBT technology. The compact VBIC model of SiGe HBT was successfully established for the circuit design, and then a 2 GHz power amplifier was designed for demonstrating the circuit performances. The HBT power amplifier exhibits an output power over 20 dBm with a power-added efficiency higher than 42.4% under 1.8 volt operation.

Original languageEnglish
Pages305-308
Number of pages4
StatePublished - 2004
Event2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology - Tainan, Taiwan
Duration: 6 Dec 20049 Dec 2004

Conference

Conference2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology
Country/TerritoryTaiwan
CityTainan
Period6/12/049/12/04

Fingerprint

Dive into the research topics of 'A 1.8-V monolithic sige HBT power amplifier with a novel proposed linearizing bias circuit'. Together they form a unique fingerprint.

Cite this