A 1.4 MHz 0.21 mW MPEG-2/4 AAC single chip decoder

Tsung Han Tsai, Chun Nan Liu, Hsueh Yi Lin, Hsing Chuang Liu, Chia Ying Wu

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

3 Scopus citations

Abstract

A low power and full ASIC MPEG-2/4 AAC single chip decoder is presented. The decoding blocks are partitioned into four dedicated hardware modules with the complexity and operational type analysis. Through algorithm, architecture, RTL and circuit level lower power techniques, the proposed AAC decoder is operated at 1.4 MHz for the 44.1 KHz sampling frequency and consumes only 0.21 mW using TSMC 0.13 μm library.

Original languageEnglish
Title of host publication2009 IEEE Custom Integrated Circuits Conference, CICC '09
Pages653-656
Number of pages4
DOIs
StatePublished - 2009
Event2009 IEEE Custom Integrated Circuits Conference, CICC '09 - San Jose, CA, United States
Duration: 13 Sep 200916 Sep 2009

Publication series

NameProceedings of the Custom Integrated Circuits Conference
ISSN (Print)0886-5930

Conference

Conference2009 IEEE Custom Integrated Circuits Conference, CICC '09
Country/TerritoryUnited States
CitySan Jose, CA
Period13/09/0916/09/09

Fingerprint

Dive into the research topics of 'A 1.4 MHz 0.21 mW MPEG-2/4 AAC single chip decoder'. Together they form a unique fingerprint.

Cite this