@inproceedings{96813aededb048a6abc7db0d4d795376,

title = "A 100MHz-1GHz adaptive bandwidth phase-locked loop in 90nm process",

abstract = "An adaptive bandwidth phase-locked loop (PLL) uses a switched-capacitor equivalent resistor circuit in the loop filter and a multistage inverse-linear programmable current mirror to bias of the charge pump for not only the proper loop bandwidth but also constant phase margin and are independent of multiplication factor, reference frequency, output frequency, process, voltage and temperature. The charge pump with OP amp is used to reduce leakage current in the Nano-scale process, when the PLL can require large multiplication range for proper jitter performance. The HSPICE simulation results are based on UMC 0.09-μm 1p9m CMOS process and the supply voltage is 1V. The simulation results show the proposed PLL can achieve a reference frequency range of 0.977M-50MHz, a multiplication range of 1-1023 with output frequency range of 100M-1GHz. When the output frequency is 1GHz, the power dissipation is 3.252mW.",

author = "Cheng, {Kuo Hsing} and Chang, {Kai Fei} and Lo, {Yu Lung} and Lai, {Ching Wen} and Tseng, {Yuh Kuang}",

year = "2006",

language = "???core.languages.en_GB???",

isbn = "0780393902",

series = "Proceedings - IEEE International Symposium on Circuits and Systems",

pages = "3205--3208",

booktitle = "ISCAS 2006",

note = "ISCAS 2006: 2006 IEEE International Symposium on Circuits and Systems ; Conference date: 21-05-2006 Through 24-05-2006",

}