2.1 dB noise figure 5.2 GHz CMOS low noise amplifier using wafer-level integrated passive device technology with a DC power consumption of 10 mW

K. C. Lin, H. K. Chiou, D. C. Chang, Y. Z. Juang

Research output: Contribution to journalArticlepeer-review

2 Scopus citations

Fingerprint

Dive into the research topics of '2.1 dB noise figure 5.2 GHz CMOS low noise amplifier using wafer-level integrated passive device technology with a DC power consumption of 10 mW'. Together they form a unique fingerprint.

Engineering & Materials Science