1.2 V CMOS multiplier using low-power current-sensing complementary pass-transistor logic

Kuo Hsing Cheng, Liow Yu Yee

Research output: Contribution to conferencePaperpeer-review

1 Scopus citations

Abstract

This work describes a CMOS 8 * 8-bit parallel multiplier for 1.2 V supply voltage. The low-power current-sensing complementary pass-transistor logic (LCSCPTL) is applied to the design of the parallel multiplier. The LCSCPTL have certain advantages in both speed and power dissipation over the CPL circuit. The 4-2 compressors and the conditional carry selection scheme are used in this design to achieve regular layout and improve the operation speed. Moreover, the 1.2 V low-voltage 8 * 8-bit parallel multiplier can be designed and fabricated without changing the conventional 5 V 0.8 m CMOS process. Based upon the HSPICE simulation results, the operation speed of the parallel multiplier is 54 ns for 1.2 V supply voltage.

Original languageEnglish
Pages1037-1040
Number of pages4
StatePublished - 1996
EventProceedings of the 1996 3rd IEEE International Conference on Electronics, Circuits, and Systems, ICECS. Part 2 (of 2) - Rodos, Greece
Duration: 13 Oct 199616 Oct 1996

Conference

ConferenceProceedings of the 1996 3rd IEEE International Conference on Electronics, Circuits, and Systems, ICECS. Part 2 (of 2)
CityRodos, Greece
Period13/10/9616/10/96

Fingerprint

Dive into the research topics of '1.2 V CMOS multiplier using low-power current-sensing complementary pass-transistor logic'. Together they form a unique fingerprint.

Cite this