Skip to main navigation
Skip to search
Skip to main content
National Central University Home
Help & FAQ
English
中文
Home
Scholar Profiles
Research units
Projects
Research output
Datasets
Prizes
Activities
Press/Media
Impacts
Search by expertise, name or affiliation
使用FPGA的YOLO物件偵測推論硬體加速器設計(3/3)
Chen, Ching-Han
(PI)
Department of Computer Science and Information Engineering
Overview
Project Details
Status
Not started
Effective start/end date
1/08/25
→
31/07/26
View all
View less