Skip to main navigation
Skip to search
Skip to main content

National Central University Home

Help & FAQ
- English
- 中文

Home
Scholar Profiles
Research units
Projects
Research output
Datasets
Prizes
Activities
Press/Media
Impacts

Search by expertise, name or affiliation

使用FPGA的YOLO物件偵測推論硬體加速器設計(1/3)

Chen, Ching-Han (PI)

Department of Computer Science and Information Engineering

Overview

Project Details

Status	Finished
Effective start/end date	1/08/23 → 31/07/24

Powered by Pure, Scopus & Elsevier Fingerprint Engine™

All content on this site: Copyright © 2025 National Central University, its licensors, and contributors. All rights are reserved, including those for text and data mining, AI training, and similar technologies. For all open access content, the relevant licensing terms apply

We use cookies to help provide and enhance our service and tailor content. By continuing you agree to the use of cookies

About web accessibility

Report vulnerability