Projects per year
Personal profile
Research Expertise
Electronic design automation, chip aging mitigation and reliable chip design, low-power chip design optimization, in-memory computing (IMC)
Chip power distribution network (PDN) design and optimization, AI application in EDA
Expertise related to UN Sustainable Development Goals
In 2015, UN member states agreed to 17 global Sustainable Development Goals (SDGs) to end poverty, protect the planet and ensure prosperity for all. This person’s work contributes towards the following SDG(s):
Fingerprint
Dive into the research topics where Yu-Guang Chen is active. These topic labels come from the works of this person. Together they form a unique fingerprint.
- 1 Similar Profiles
Collaborations and top research areas from the last five years
Recent external collaboration on country/territory level. Dive into details by clicking on the dots or
-
-
-
-
Machine Learning Based Negative-Bias Temperature Instability (Nbti) Detection and Mitigation for Heterogeneous Multi-Core Systems(2/2)
Chen, Y.-G. (PI)
1/08/21 → 31/07/22
Project: Research
-
-
Aging-Aware Energy-Efficient Task Deployment of Heterogeneous Multicore Systems
Chen, Y. G., Wang, C. S., Lin, I. C., Chen, Z. W. & Schlichtmann, U., 1 May 2024, In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 43, 5, p. 1580-1593 14 p.Research output: Contribution to journal › Article › peer-review
-
Aging Mitigation in Systolic Array Accelerators: Balancing PE Loads for Enhanced Reliability
Chen, Y. G., Ho, Y. C. & Jou, J. Y., 2024, Proceedings - 2024 IEEE 37th International System-on-Chip Conference, SOCC 2024. Gohringer, D., Gabler, U., Harbaum, T. & Hofmann, K. (eds.). IEEE Computer Society, (International System on Chip Conference).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review
-
CARDS: A Novel Detailed Macro Placement Framework for Minimizing Wirelength
Chua, Y. L., Wu, M. S. & Chen, Y. G., 2024, Proceedings - International SoC Design Conference 2024, ISOCC 2024. Institute of Electrical and Electronics Engineers Inc., p. 131-132 2 p. (Proceedings - International SoC Design Conference 2024, ISOCC 2024).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review
-
Enhancing Stability in CRPs: A Novel Parallel Scan-Chain PUF Design Considering Aging Effects
Chen, Y. G., Lee, T. Y. & Lin, Y. T., 2024, ISCAS 2024 - IEEE International Symposium on Circuits and Systems. Institute of Electrical and Electronics Engineers Inc., (Proceedings - IEEE International Symposium on Circuits and Systems).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review
-
Exploring a Hybrid SRAM-RRAM Computing-In-Memory Architecture for DNNs Model Inference
Chen, Y. G., Liu, Z. W. & Tsai, Y. J., 2024, 2024 IEEE Computer Society Annual Symposium on VLSI: Emerging VLSI Technologies and Architectures, ISVLSI 2024. Thapliyal, H. & Becker, J. (eds.). IEEE Computer Society, p. 112-117 6 p. (Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review