Projects per year
Personal profile
Research Expertise
Electronic design automation, chip aging mitigation and reliable chip design, low-power chip design optimization, in-memory computing (IMC)
Chip power distribution network (PDN) design and optimization, AI application in EDA
Fingerprint
Dive into the research topics where Yu-Guang Chen is active. These topic labels come from the works of this person. Together they form a unique fingerprint.
- 1 Similar Profiles
Collaborations and top research areas from the last five years
Recent external collaboration on country/territory level. Dive into details by clicking on the dots or
-
-
-
-
Machine Learning Based Negative-Bias Temperature Instability (Nbti) Detection and Mitigation for Heterogeneous Multi-Core Systems(2/2)
Chen, Y.-G. (PI)
1/08/21 → 31/07/22
Project: Research
-
-
Aging-Aware Energy-Efficient Task Deployment of Heterogeneous Multicore Systems
Chen, Y. G., Wang, C. S., Lin, I. C., Chen, Z. W. & Schlichtmann, U., 1 May 2024, In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 43, 5, p. 1580-1593 14 p.Research output: Contribution to journal › Article › peer-review
-
Enhancing Stability in CRPs: A Novel Parallel Scan-Chain PUF Design Considering Aging Effects
Chen, Y. G., Lee, T. Y. & Lin, Y. T., 2024, ISCAS 2024 - IEEE International Symposium on Circuits and Systems. Institute of Electrical and Electronics Engineers Inc., (Proceedings - IEEE International Symposium on Circuits and Systems).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review
-
GNN-Based INC and IVC Co-Optimization for Aging Mitigation
Chen, Y. G., Yang, H. Y. & Lin, I. C., 2024, Proceedings - 2024 29th IEEE European Test Symposium, ETS 2024. Institute of Electrical and Electronics Engineers Inc., (Proceedings of the European Test Workshop).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review
-
An On-Line Aging Detection and Tolerance Framework for Improving Reliability of STT-MRAMs
Chen, Y. G., Huang, P. Y. & Li, J. F., 16 Jan 2023, ASP-DAC 2023 - 28th Asia and South Pacific Design Automation Conference, Proceedings. Institute of Electrical and Electronics Engineers Inc., p. 13-18 6 p. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review
1 Scopus citations -
DOC: A Novel DOuble-Contour-Based Macro Placement Framework for Mixed-Size Designs
Zhuo, Y. R., Chen, H. L. & Chen, Y. G., 2023, 2023 Asia Pacific Signal and Information Processing Association Annual Summit and Conference, APSIPA ASC 2023. Institute of Electrical and Electronics Engineers Inc., p. 1392-1397 6 p. (2023 Asia Pacific Signal and Information Processing Association Annual Summit and Conference, APSIPA ASC 2023).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review